![Physical Implementation and Manufacture of Adiabatic Flip-Flops for Micro Power Systems | Scientific.Net Physical Implementation and Manufacture of Adiabatic Flip-Flops for Micro Power Systems | Scientific.Net](https://www.scientific.net/KEM.460-461.724/preview.gif)
Physical Implementation and Manufacture of Adiabatic Flip-Flops for Micro Power Systems | Scientific.Net
![Electronics | Free Full-Text | Categorization and SEU Fault Simulations of Radiation-Hardened-by-Design Flip-Flops | HTML Electronics | Free Full-Text | Categorization and SEU Fault Simulations of Radiation-Hardened-by-Design Flip-Flops | HTML](https://www.mdpi.com/electronics/electronics-10-01572/article_deploy/html/images/electronics-10-01572-g001.png)
Electronics | Free Full-Text | Categorization and SEU Fault Simulations of Radiation-Hardened-by-Design Flip-Flops | HTML
![Near-Threshold Flip-Flops Using Clocked Adiabatic Logic in Nanometer CMOS Processes | Scientific.Net Near-Threshold Flip-Flops Using Clocked Adiabatic Logic in Nanometer CMOS Processes | Scientific.Net](https://www.scientific.net/KEM.460-461.837/preview.gif)
Near-Threshold Flip-Flops Using Clocked Adiabatic Logic in Nanometer CMOS Processes | Scientific.Net
![Magnetic nonvolatile flip-flops with spin-Hall assistance for power gating in ternary systems | SpringerLink Magnetic nonvolatile flip-flops with spin-Hall assistance for power gating in ternary systems | SpringerLink](https://media.springernature.com/lw685/springer-static/image/art%3A10.1007%2Fs10825-020-01516-3/MediaObjects/10825_2020_1516_Fig3_HTML.png)
Magnetic nonvolatile flip-flops with spin-Hall assistance for power gating in ternary systems | SpringerLink
![Design of a Power Efficient Pulse Latch Circuit as a Solution for Master Slave Flip-Flop | SpringerLink Design of a Power Efficient Pulse Latch Circuit as a Solution for Master Slave Flip-Flop | SpringerLink](https://media.springernature.com/original/springer-static/image/chp%3A10.1007%2F978-981-32-9767-8_44/MediaObjects/487581_1_En_44_Fig5_HTML.png)
Design of a Power Efficient Pulse Latch Circuit as a Solution for Master Slave Flip-Flop | SpringerLink
![Synthesis of Energy-Efficient Flip-Flop Circuits Based on Sequential-Parallel Structures of MOS Transistors | SpringerLink Synthesis of Energy-Efficient Flip-Flop Circuits Based on Sequential-Parallel Structures of MOS Transistors | SpringerLink](https://media.springernature.com/lw685/springer-static/image/art%3A10.1134%2FS1063739720020067/MediaObjects/11180_2020_7131_Fig1_HTML.gif)
Synthesis of Energy-Efficient Flip-Flop Circuits Based on Sequential-Parallel Structures of MOS Transistors | SpringerLink
![SN74LS74AN | Texas Instruments Dual D Flip-Flop with Clear / Preset PDIP 35MHz | Distrelec Switzerland SN74LS74AN | Texas Instruments Dual D Flip-Flop with Clear / Preset PDIP 35MHz | Distrelec Switzerland](https://www.distrelec.ch/Web/WebShopImages/landscape_large/4l/og/nxp-74lvc74ad-01.jpg)